

09/848,718

WEST[Help](#)[Logout](#)[Interrupt](#)[Main Menu](#) | [Search Form](#) | [Posting Counts](#) | [Show S Numbers](#) | [Edit S Numbers](#) | [Preferences](#) | [Cases](#)**Search Results -**

Terms	Documents
-------	-----------

L3 and (etch near2 stop)	7
--------------------------	---

Database: US Patents Full-Text Database
 US Pre-Grant Publication Full-Text Database
 JPO Abstracts Database
 EPO Abstracts Database
 Derwent World Patents Index
 IBM Technical Disclosure Bulletins

Search:

L4	<input type="button" value="Refine Search"/>
<input type="button" value="Recall Text"/>	<input type="button" value="Clear"/>

Search History**DATE: Friday, September 06, 2002** [Printable Copy](#) [Create Case](#)**Set Name Query**

side by side

Hit Count Set Name

result set

DB=USPT; PLUR=YES; OP=OR

<u>L4</u>	L3 and (etch near2 stop)	7	<u>L4</u>
<u>L3</u>	L2 and (second near3 contact)	26	<u>L3</u>
<u>L2</u>	L1 and (dielectric near2 stack)	173	<u>L2</u>
<u>L1</u>	(field adj effect adj transistor) or fet	63621	<u>L1</u>

END OF SEARCH HISTORY

WEST[Generate Collection](#)[Print](#)**Search Results - Record(s) 1 through 7 of 7 returned.** **1. Document ID: US 6441418 B1**

L4: Entry 1 of 7

File: USPT

Aug 27, 2002

US-PAT-NO: 6441418

DOCUMENT-IDENTIFIER: US 6441418 B1

TITLE: Spacer narrowed, dual width contact for charge gain reduction

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KMC
Draw Desc Image											

 2. Document ID: US 6429477 B1

L4: Entry 2 of 7

File: USPT

Aug 6, 2002

US-PAT-NO: 6429477

DOCUMENT-IDENTIFIER: US 6429477 B1

TITLE: Shared body and diffusion contact structure and method for fabricating same

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KMC
Draw Desc Image											

 3. Document ID: US 6380039 B2

L4: Entry 3 of 7

File: USPT

Apr 30, 2002

US-PAT-NO: 6380039

DOCUMENT-IDENTIFIER: US 6380039 B2

TITLE: Method for forming a FET having L-shaped insulating spacers

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	KMC	
Draw Desc Image											

 4. Document ID: US 6313003 B1

L4: Entry 4 of 7

File: USPT

Nov 6, 2001

US-PAT-NO: 6313003

DOCUMENT-IDENTIFIER: US 6313003 B1

TITLE: Fabrication process for metal-insulator-metal capacitor with low gate resistance

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	KMC
Draw Desc Image										

5. Document ID: US 6174794 B1

L4: Entry 5 of 7

File: USPT

Jan 16, 2001

US-PAT-NO: 6174794

DOCUMENT-IDENTIFIER: US 6174794 B1

TITLE: Method of making high performance MOSFET with polished gate and source/drain feature

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	KMC
Draw Desc Image										

6. Document ID: US 4811078 A

L4: Entry 6 of 7

File: USPT

Mar 7, 1989

US-PAT-NO: 4811078

DOCUMENT-IDENTIFIER: US 4811078 A

TITLE: Integrated circuit device and process with tin capacitors

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	KMC
Draw Desc Image										

7. Document ID: US 4811076 A

L4: Entry 7 of 7

File: USPT

Mar 7, 1989

US-PAT-NO: 4811076

DOCUMENT-IDENTIFIER: US 4811076 A

TITLE: Device and process with doubled capacitors

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	KMC
Draw Desc Image										

Terms	Documents
L3 and (etch near2 stop)	7

Display Format:

[Previous Page](#) [Next Page](#)